Wireline的关键技术-基于ADC的SerDes - 知乎 - 知乎专栏
2017年4月30日 · 今天我们就来聊一聊基于ADC的SerDes技术。 是SerDes？也是DA/AD！ SerDes是Serializer/Deserializer的简称，顾名思义是指串化器和解串器。但是，将SerDes仅仅描述为串化器和解串器，这样的解释并不完整。
剖析112-Gbps ADC / DSP长距离SerDes PHY - 电子工程专辑 EE ...
2019年6月22日 · 而112-Gbps模数转换器(ADC)长距离(LR)SerDes PHY就是一个强有力的竞争者，它以可接受的功耗和面积提供更高的性能。 以Rambus公司提供的版本为例（图1），下图展示了发送端（串行器）和接收端（解串器）部分。
112-Gb/s PAM4 ADC-Based SERDES Receiver With Resonant AFE …
2020年1月8日 · Abstract: A 112-Gb/s PAM4 analog-to-digital converter (ADC)-based serializer/de-serializer transceiver (SERDES) receiver is implemented on Intel's 10-nm FinFET process. The receiver consists of a low-noise resonant analog front end (AFE) which provides equalization and gain at 28 GHz, a 64-way time-interleaved ADC, digital equalization ...
Architectural 112G PAM4 ADC-Based SerDes Model - MathWorks
This example shows how to use a IEEE 802.3ck specification transmitter and receiver architectural model using library blocks in the SerDes Toolbox™ library and custom blocks to model a 112G PAM4 time-interleaved ADC-based SerDes.
A 1.41-pJ/b 224-Gb/s PAM4 6-bit ADC-Based SerDes Receiver …
Abstract: A 224-Gb/s pulse amplitude modulation 4-level (PAM4) ADC-based SerDes receiver (RX) is implemented in a 5-nm FinFET process. The RX consists of a low-noise hybrid analog front-end (AFE) that incorporates both inductive peaking and source degeneration, a 64-way time-interleaved ADC, digital equalization consisting of an up to 30 tap ...
基于ADC的SerDes又“得宠”了？解析Wireline的关键技术-EDN 电子 …
2017年3月20日 · 基于ADC的SerDes技术. 下面就介绍一下基于ADC的SerDes技术。为了描述的简洁和易懂，这里仅以NRZ信号为例进行介绍，大家可以自行推广到M-PAM信号的系统中。常见的基于ADC的SerDes系统有两种：一种是基于uniform ADC，另一种是基于non-uniform ADC。
高速串行接口演进驱动力:用尽量低的功耗、面积及链路成本解决好尽量高速率下的横向时序和纵向信噪比的信号完整性问题。 DAC DRV VGA CAL CDR Adap. 4 工艺要求高: 产品团队的不能做,培养团队的做不起。
解析 | Wireline的关键技术——基于ADC的SerDes - 雷峰网
2017年3月18日 · 基于ADC的SerDes技术. 下面就介绍一下基于ADC的SerDes技术。为了描述的简洁和易懂，这里仅以NRZ信号为例进行介绍，大家可以自行推广到M-PAM信号的系统 ...
A conventional SERDES RX architecture that uses the CDR structures in Figure 3b or 3c cannot be used to recover PAM4 data. Multi-level transmission requires a new SERDES RX architecture, based on using an ADC (analog to digital converter), shown in Figure 16.
In this section, the implementation of a PAM4 ADC-Based SerDes Receiver is described. In Sect. 3.1, the receiver topology will be further explored. In Sect. 3.2, the clocking architecture is detailed. Finally, in Sect. 3.3, measurement results from a test-chip fabricated in 16 nm FinFET technology are presented. 3.1 Receiver
- 某些结果已被删除